

**Allen, Dyer, Doppelt,
Milbrath & Gilchrist, P.A.**

CENTRAL FAX CENTER

DEC 06 2004

----- INTELLECTUAL PROPERTY ATTORNEYS -----

255 South Orange Avenue • Suite 1401 • Orlando, FL 32801

Mail to: P. O. Box 3791 • Orlando, FL 32802-3791

tel: 407-841-2330 • fax: 407-841-2343

cregan@addmg.com

FACSIMILE COVER SHEET

TO: EXAMINER S. GEBREMARIAM (U.S. PATENT AND TRADEMARK OFFICE)

CLIENT NUMBER: 54488

TELEPHONE: 571-272-1653

FAX: 703-872-9306

FROM: CHRISTOPHER F. REGAN, REG. NO. 34,906

DATE: December 6, 2004

NUMBER OF PAGES (INCLUDING COVER SHEET): 12

COMMENTS/INSTRUCTIONS:

Re: U.S. Patent Application Serial No. 10/701,165 filed 11/4/03

Attached are the following documents:

Copy of PRELIMINARY AMENDMENT (pages 1-9 and replacement drawing)

Copy of return postcard acknowledging receipt in USPTO Mailroom on 11/4/03

The restriction requirement mailed on 12/2/04 incorrectly considers canceled Claims 1-11. We respectfully request that a new office action be issued directed to Claims 12-38 added by Preliminary Amendment of 11/4/04.

NOTE: The information in this facsimile transmission is intended only for the personal and confidential use of the designated recipient(s) named above. This message may be an attorney-client communication and as such is privileged.

If the reader of this message is not the intended recipient named above, you are notified that you have received this document in error, and any review, dissemination, distribution or copying of this message is strictly prohibited.

If you have received this document in error, please notify this office immediately via telephone, and return the original message to the above address by mail. Thank you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES OR ENCOUNTER DIFFICULTIES IN TRANSMISSION, PLEASE CONTACT THE RECEPTIONIST IMMEDIATELY AT (407) 841-2330.

DEC. 6. 2004 4:43PM

NO. 574—P. 2—

SERIAL/PATENT NO. _____ FILED/ISSUED _____
 APPLICANT Morrin et al.
 KINDLY ACKNOWLEDGE RECEIPT OF ACCOMPANYING PAPERS WITH YOUR MAIL ROOM STAMP.

SERIAL/PATENT NO. _____ FILED/ISSUED _____
 APPLICANT Morrin et al.
 KINDLY ACKNOWLEDGE RECEIPT OF ACCOMPANYING PAPERS WITH YOUR MAIL ROOM STAMP.

☐ \$ _____ check
☐ Authorization - Deposit Account No. _____
☒ Utility application ☐ Provisional application
 4 14 pages, 11 claims, 3 drawing sheets
☐ CFA transmittal ☐ Continuation transmittal
☐ RCE transmittal ☐ Divisional transmittal
☒ Certificate of Express Mail Label No. 22154 U.S. PTO 10/701165
EV301516187
☐ Declaration and Power of Attorney
☐ Assignment w/Cover Sheet
☐ Change of Correspondence Address
☒ Response to Notice to File Missing Parts + copy
☒ Citation Under 37 CFR § 1.97 (IDS)
☒ Form PTO-1449 + copies of cited references
☐ Response to Restriction Requirement
☐ Response to Election Requirement
☐ Amendment Transmittal Form
☐ Amendment (Official Action of _____)
☐ Request for Extension of Time (____ mos.)
☐ Notice of Appeal
11/4/03 54488
 DATE FILE NO. ATTORNEY MWJ

(x3) - \$320 large entity

drawings (____ sheets)
 main
 initial
 final
 Application (____ pp.)
 Initial Letter
 tion to Correct Defocus
 Power of Attorney
 vers of Attorney and POA
 + \$130 Fee

to Filing Receipt
 to Assignment and/or cover
 Copy of Priority Document
 Drawing Modification
 Correction + PTO 1050
 (w/ marked up version)
at drawing sheet



EV 301516187 US



UNITED STATES POSTAL SERVICE®



ORIGIN (POSTAL USE ONLY)		
PO ZIP Code 32801	Day of Delivery <input checked="" type="checkbox"/> Next <input type="checkbox"/> Second	First Rate Envelope <input type="checkbox"/>
Date In 11/4/03	<input type="checkbox"/> 12 Noon <input type="checkbox"/> 3 PM	Postage \$ 13.60
Time In 1:43	Military <input type="checkbox"/> 2nd Day <input type="checkbox"/> 3rd Day	Return Receipt Fee
Weight 143	(Int'l Alpha Country Code)	COD Fee Insurance Fee
No Delivery <input type="checkbox"/> Weekend <input type="checkbox"/> Holiday	Acceptance Clerk Initials 10	Total Postage & Fees \$ 13.60

DELIVERY (POSTAL USE ONLY)		
Delivery Attempt	Time <input type="checkbox"/> AM <input type="checkbox"/> PM	Employee Signature
Mo. Day		
Delivery Attempt	Time <input type="checkbox"/> AM <input type="checkbox"/> PM	Employee Signature
Mo. Day		
Delivery Date	Time <input type="checkbox"/> AM <input type="checkbox"/> PM	Employee Signature
Mo. Day		

CUSTOMER USE ONLY

Express Mail Corporate Acct. No. **X328014**

FROM: (PLEASE PRINT) PHONE **407, 841 2330**

**ALLEN DYER DUPELT
 MILBRATH & GILCHRIST PA
 255 S ORANGE AVE STE 1401
 ORLANDO FL 32801-3460**

TO: (PLEASE PRINT) PHONE _____

**MAIL STOP PATENT APPLICATION
 COMMISSIONER FOR PATENTS
 PO BOX 1450
 ALEXANDRIA VA 22313-1450**

RECEIVED
CENTRAL FAX CENTER
DEC 06 2004IN THE UNITED STATES PATENT AND TRADEMARK OFFICEIn re Patent Application of:
MORIN ET AL.

Serial No. Not yet assigned

Filing Date: Herewith

For: SEMICONDUCTOR DEVICE WITH MOS
TRANSISTORS WITH AN ETCH-STOP
LAYER HAVING AN IMPROVED
RESIDUAL STRESS LEVEL AND
METHOD FOR FABRICATING SUCH A
SEMICONDUCTOR DEVICEI HEREBY CERTIFY THIS PAPER OR FEE IS BEING
DEPOSITED WITH THE U.S. POSTAL SERVICE
"EXPRESS MAIL POST OFFICE TO ADDRESSEE"
SERVICE UNDER 37 CFR 1.10 ON THE DATE
INDICATED BELOW AND IS ADDRESSED TO: MS
PATENT APPLICATION, PO BOX 1450, ALEXANDRIA,
VA 22313-1450.

EXPRESS MAIL NO: EV301516187US

DATE OF DEPOSIT: November 4, 2003

NAME: Justin Goree

SIGNATURE: Justin Goree

PRELIMINARY AMENDMENTMS Patent Application
Commissioner For Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Prior to the calculation of fees and examination of
the present application, please enter the amendments and
remarks set out below.

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

In the Drawings:

Attached is one (1) replacement drawing sheet. The changes made to the drawings are explained in the remarks section below.

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

In the Claims:

Claims 1-11 (Cancelled).

12. (New) A semiconductor device comprising:
a semiconductor substrate;
at least one first MOS transistor and at least one
second MOS transistor in said semiconductor substrate;
a dielectric layer on said at least one first MOS
transistor and on said at least one second MOS transistor;
a first layer covering said at least one first MOS
transistor and having a first residual stress level; and
a second layer covering said at least
one first MOS transistor and said at least one second MOS
transistor and having a second residual stress level different
than the first residual stress level.

13. (New) A semiconductor device according to Claim
12, wherein said first and second layers have different
thicknesses.

14. (New) A semiconductor device according to Claim
12, wherein said dielectric layer includes contact openings
therethrough for providing electrical connection to said at
least one first MOS transistor and to said at least one second
MOS transistor.

15. (New) A semiconductor device according to Claim
12, wherein said at least one first MOS transistor comprises
NMOS transistors and said at least one second MOS transistor
comprises PMOS transistors, and wherein said first and second
layers have opposite residual stress levels.

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

16. (New) A semiconductor device according to Claim 15, wherein said first layer has a positive residual stress level above said NMOS transistors, and said second layer has a negative residual stress level above said PMOS transistors.

17. (New) A semiconductor device according to Claim 12, wherein said at least one first MOS transistor comprises PMOS transistors and said at least one second MOS transistor comprises NMOS transistors, and wherein said first and second layers have opposite residual stress levels.

18. (New) A semiconductor device according to Claim 17, wherein said first layer has a negative residual stress level above said PMOS transistors, and said second layer has a positive residual stress level above said NMOS transistors.

19. (New) A semiconductor device according to Claim 12, wherein a zone formed by said second layer overlapping said first layer has a substantially zero residual stress level.

20. (New) A semiconductor device comprising:
a semiconductor substrate;
at least one NMOS transistor and at least one PMOS transistor in said semiconductor substrate;
a dielectric layer on said at least one NMOS transistor and on said at least one PMOS transistor;
a first layer covering said at least one NMOS transistor and having a first residual stress level; and
a second layer covering said at least one NMOS

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

transistor and said at least one PMOS transistor and having a second residual stress level different than the first residual stress level.

21. (New) A semiconductor device according to Claim 20, wherein said first and second layers having different thicknesses.

22. (New) A semiconductor device according to Claim 20, wherein said dielectric layer includes contact openings therethrough for providing electrical connection to said at least one NMOS transistor and to said at least one PMOS transistor.

23. (New) A semiconductor device according to Claim 20, wherein said first and second layers have opposite residual stress levels.

24. (New) A semiconductor device according to Claim 23, wherein said first layer has a positive residual stress level above said at least one NMOS transistor, and said second layer has a negative residual stress level above said at least one PMOS transistor.

25. (New) A semiconductor device according to Claim 20, wherein a zone formed by said second layer overlapping said first layer has a substantially zero residual stress level.

26. (New) A semiconductor device comprising:
a semiconductor substrate;

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

at least one PMOS transistor and at least one NMOS transistor in said semiconductor substrate;

a dielectric layer on said at least one PMOS transistor and on said at least one NMOS transistors;

a first layer covering said at least one PMOS transistor and having a first residual stress level; and

a second layer covering said at least one PMOS transistor and said at least one NMOS transistor and having a second residual stress level different than the first residual stress level.

27. (New) A semiconductor device according to Claim 26, wherein said first and second layers have different thicknesses.

28. (New) A semiconductor device according to Claim 26, wherein said dielectric layer includes contact openings therethrough for providing electrical connection to said at least one PMOS transistor and to said at least one NMOS transistor.

29. (New) A semiconductor device according to Claim 26, wherein said first and second layers have opposite residual stress levels.

30. (New) A semiconductor device according to Claim 29, wherein said first layer has a negative residual stress level above said at least one PMOS transistor, and said second layer has a positive residual stress level above said at least one NMOS transistor.

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

31. (New) A semiconductor device according to Claim 26, wherein a zone formed by said second layer overlapping said first layer has a substantially zero residual stress level.

32. (New) A method for fabricating a semiconductor device comprising:

forming at least one first MOS transistor and at least one second MOS transistor in a semiconductor substrate;
forming a dielectric layer on the at least one first MOS transistor and on the at least one second MOS transistor;
forming a first layer covering the at least one first MOS transistor and having a first residual stress level;
and

forming a second layer covering the at least one first MOS transistor and the at least one second MOS transistor and having a second residual stress level different than the first residual stress level.

33. (New) A method according to Claim 32, wherein the first and second layers have different thicknesses.

34. (New) A method according to Claim 32, further comprising forming contact openings through the dielectric layer for providing electrical connection to the at least one first MOS transistor and to the at least one second MOS transistor.

35. (New) A method according to Claim 32, wherein forming the first layer comprises:

forming the first layer covering the at least one

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

first MOS transistor and the at least one second MOS transistor;

forming a mask on the at least one first MOS transistor;

removing the first layer on the at least one second MOS transistor; and

removing the mask.

36. (New) A method according to Claim 32, further comprising performing a localized treatment of the first and second layers that overlap the at least one first MOS transistor for modifying the second residual stress level of the second layer.

37. (New) A method according to Claim 36, wherein performing the localized treatment comprises implanting ions into the second layer.

38. (New) A method according to Claim 37, wherein germanium ions are implanted into the second layer.

In re Patent Application of
MORIN ET AL.
Serial No. Not Yet Assigned
Filed: Herewith

REMARKS

Attached hereto is one (1) sheet of replacement drawings in which FIGS. 1-2 are being labeled as prior art.

It is believed that all of the claims are patentable over the prior art. For better readability and the Examiner's convenience, the newly submitted claims differ from the translated counterpart claims which are being canceled. The newly submitted claims do not represent changes or amendments that narrow the claim scope for any reason related to the statutory requirements for patentability. Accordingly, after the Examiner completes a thorough examination and finds the claims patentable, a Notice of Allowance is respectfully requested in due course. Should the Examiner determine any minor informalities that need to be addressed, he is encouraged to contact the undersigned attorney at the telephone number below.

Respectfully submitted,



MICHAEL W. TAYLOR
Reg. No. 43,182
Allen, Dyer, Doppelt, Milbrath
& Gilchrist, P.A.
255 S. Orange Avenue, Suite 1401
Post Office Box 3791
Orlando, Florida 32802
407-841-2330
407-841-2343 fax
Attorneys for Applicants

1/3

FIG.1
(PRIOR ART)




FIG.2
(PRIOR ART)

